




Power Chip Inside the Package



One Dimensional Approximation for Large Transistors



$$C_{thp} = A \cdot d_w \cdot \rho_{Si} \cdot c$$

$$R_{thsi} = d / (A \cdot \lambda_{Si})$$

$$C_{thc} = A \cdot d \cdot \rho \cdot c_{Si}$$

$$R_{thglue} = d_{glue} / (A \cdot \lambda)$$

$$R_{thframe} = d_f / (A \cdot \lambda_{Fe})$$

$$C_{thf} = A \cdot d_f \cdot \rho_{Fe} \cdot c$$

Silicon: 100°C Iron: 100°C

$\rho_{Si} = 2.3 \cdot 10^3 \text{ kg m}^{-3}$


$\rho_{Fe} = 7.4 \cdot 10^3 \text{ kg m}^{-3}$

$c_{Si} = 760 \text{ Ws kg}^{-1} \text{ K}^{-1}$

$c_{Fe} = 452 \text{ Ws kg}^{-1} \text{ K}^{-1}$

$\lambda_{Si} = 110 \text{ W m}^{-1} \text{ K}^{-1}$

$\lambda_{Fe} = 74 \text{ W m}^{-1} \text{ K}^{-1}$



Ingenieurbüro Erckert
Ricardo Erckert

Example: 10mm² Power Transistor

$$C_{thp} = A \cdot d \cdot \rho_{Si} \cdot c = 1.3984 \cdot 10^{-4} \text{ Ws/K}$$

$$R_{thsi} = d / (A \cdot \lambda_{Si}) = 0.3454 \text{ K/W}$$

$$C_{thc} = A \cdot d \cdot \rho \cdot c_{Si} = 6.642 \cdot 10^{-3} \text{ Ws/K}$$

$$R_{thglue} = d_{glue} / (A \cdot \lambda) = 2 \text{ K/W}$$


$$R_{thframe} = d_f / (A \cdot \lambda_{Fe}) = 0.3378 \text{ K/W (0.25mm Fe)}$$

$$C_{thf} = A \cdot d_f \cdot \rho_{Fe} \cdot c = 8.362 \cdot 10^{-3} \text{ Ws/K}$$

$$R_{thca} = 30 \text{ K/W}$$


$$\rightarrow R_{thja} = 32.68 \text{ K/W} \quad \text{but} \quad R_{thjc} = 2.68 \text{ K/W}$$

(Assumption: $\lambda_{glue} = 0.5 \text{ Ws m}^{-1} \text{ K}^{-1}$, $d_{glue} = 10 \mu\text{m}$)



Small Power Transistors

If the power transistor is small (side shorter than 3 times the wafer thickness) a more refined approximation is needed. The heat follows through a pyramid and the flow density decreases with increasing distance.



Small Power Transistors

For square shaped transistors the heat flows through a pyramid that can be approximated as:

$$A(z) = (2 \cdot z)^2$$



The differential thermal resistance becomes:

$$dR_{th} = dz / (4z^2 \cdot \lambda)$$

Integrating R_{th} from $z = X/2$ to $z = d + X/2$ leads to the thermal resistance from the silicon surface to the backside of the chip.



$$R_{th} = \frac{1}{(4 \cdot \lambda)} \cdot \int \left(\frac{dz}{z^2} \right)$$

$$R_{th} = [2/X + 1/(d + 0.5 \cdot X)] / (4 \cdot \lambda)$$




Small Power Transistors

Rth through a 380 μm wafer w.r.t. power transistor size




Temperature Distributions first grade approximation of Isothermes




areas further away from the power transistor than double the wafer thickness thermally follow the frame.

More accurate calculation requires finite element approaches.



Temperature Distributions



Simulation of a chip, 4mm²,
P1: 0.25mm², 1W,
P2: 0.25mm², 2W

grit: 30μm

frame: 1.5mm copper
(power SO package)

frame temperature 60°C

wafer thickness 380μm

attachment: glue



Ingenieurbüro Erckert


Ricardo Erckert

05.03.02


Impact of Temperature Distributions on IC Performance

On silicon

- Leakage doubles all 6K
(typical 0.7 μm MOS 1nA , bipolar about 30nA at 150°C)
- Current capability of AlSi wires half all 6K
- Resistors change between 0 and 0.7% per K
- Rdson increases by 0.3%/K
- Vbe changes typically by -2mV/K
- MOS thresholds change between -2mV/K and -5mV/K
- gain of amplifiers (gm) decreases about $-0.3\%/K$
- Usual package mold granulates at about 180°C
- AlSi alloy melts at about 450°C
- Pure silicon melts at about 1420°C



Typical Time Constants (Example: 10mm² Transistor)




$$T1 = C_{thp} * R_{thsi} = 0.06ms \quad (\text{Takes short pulses})$$

$$T2 = C_{thc} * R_{thsi} * R_{thglue} / (R_{thsi} + R_{thglue}) = 2.03ms$$



$$T3 = C_{thf} * R_{thmold} = 0.1s \text{ to } 5s \text{ depending on the package}$$

ESD pulse are absorbed by the silicon volume at the junction!

Example: 0.01mm² junction area, 5μm deep → $C_{thp} = 0.08\mu\text{Ws/K}$
 a 2kV HMB (2A), 40V clamping is 16μWs → $\Delta T = 200K$



Transient Thermal Simulation



Typical Power Densities

<i>Component</i>	<i>Power density</i>	<i>Thermal protection</i>
Lateral PNP (DOPL)	20W/mm ²	May be anywhere on the chip
Vertical PNP (HDS2P2)	40W/mm ²	Current limit and temperature sensor closer than 150μm
NPN (DOPL)	30W/mm ²	DC operating, Emitter resistors, sensor closer than 40μm
NPN (DOPL)	500W/mm ²	Turn off immediately ($t_{\text{delay}} < 3\mu\text{s}$) after short and don't allow duty cycle higher than 10%. Thermal sensor is too slow.
DMOS (BCD2)	250W/mm ²	Closer than 40μm
LDMOS (BCD3)	900W/mm ²	Inside power transistor or turn off immediately ($t_{\text{delay}} < 3\mu\text{s}$) after short and don't allow duty cycle higher than 10%

