

Reference generators part 3

September 4, 2019

Some designers have to struggle with CMOS technologies that - at least officially - don't even have bulk diodes that are released to be used for building a bandgap. There are two ways out:

- Build a bandgap using bipolar diodes that are officially not released as a component.
- Build a bandgap using MOS transistors operating in weak inversion.

1 Weak Inversion Bandgap

In principal every kind of bandgap built with bipolar transistors can just as well be built using CMOS transistors operating in weak inversion. In bipolar bandgaps the voltage with the positive temperature coefficient is constructed with a delta Vbe.

$$\Delta V_{be} = \frac{k * T}{e} * \ln(m) \quad (1)$$

with k being the Boltzmann constant, T being the temperature in K and e being the electron charge. m is the ratio of the current densities flowing in the bipolar transistors. Using MOS transistors operating in weak inversion the equation looks very similar.

$$\Delta V_{gs} = \frac{k * T}{e} * n * \ln(m) \quad (2)$$

The only difference is the factor n. n is the inverse coupling factor of the gate voltage to the channel.

$$n = \frac{C_g + C_{bulk}}{C_g}$$

Next step the gate to channel capacity C_g and the channel to bulk capacity C_{bulk} must be calculated. (The calculation can be found in the chapter describing the MOS transistor. Here only the result is shown.)

$$n = 1 + \frac{\varepsilon_{si} * t_{ox}}{\varepsilon_{sio2} * \sqrt{\frac{2 * \varepsilon_{si} * (\Phi - V_b)}{q * N_b}}} \quad (3)$$

1.2 Weak inversion bandgap using MOS transistors only

Q1 can be replaced by an NMOS transistor. In weak inversion the threshold voltage like V_{be} of a bipolar transistor has a negative temperature coefficient. Normally a copy of N0 to N8 will be used as a “diode”. Unfortunately Replacing Q1 by a MOS diode adds further error sources to the design. The threshold of a MOS transistor can be engineered (intentionally as well as unintentionally) by the doping of the gate poly silicon and by the doping at the surface of the channel.

$$V_{th} = -\varphi_{bi} + 2 * \varphi_b + \sqrt{4 * \epsilon_{si} * q * N_a * \varphi_b / c_{ox}}$$

In this equation φ_{bi} is the built in voltage that depends on the work function of the gate material. In case of a poly silicon gate this value can be adjusted in a certain range by the gate doping. For n-doped poly silicon gates of a NMOS transistor φ_{bi} is in the range of -0.1V to -0.2V [1] . Using p-doped poly silicon for the NMOS transistor the built in voltage φ_{bi} can become positive leading to a threshold of 0V or even a negative threshold. (This would be a somewhat unusual process, but it can be done.) If the gate material differs from silicon (for instance if a real metal gate is used) the difference of the work functions of the gate material and silicon has to be used. This means transistors using a gate that is not poly silicon may have completely different thresholds! (The work function of silicon is 4.05eV. The built in voltage is the difference between the work function of the gate material and silicon. A nice table can be found at [2])

φ_b is the “distance” between the Fermi level of the doped bulk semiconductor and the intrinsic Fermi level.

$$\varphi_b = V_{th} * \ln\left(\frac{N_a}{n_i}\right)$$

N_a is the acceptor doping of the substrate. q is the elementary charge. The choice of the substrate doping can modify the threshold in a range of 1V to 2V. (c_{ox} is the specific capacity t_{ox}/ϵ_{ox} of the gate dielectric.)

Since there are so many possibilities to modify the gate voltage this is done to tune the thresholds for the best performance of the logic. For the weak inversion bandgap this means the bandgap voltage depends on the way the threshold of the transistor used is tuned. Here are some examples of my own experience:

process usage	tox	Vth	Vbg	remark
5V	25nm	1.7V	3.9V	simulated, not used in a product due to spread seen in corner simulation
5V	15nm	1.3V	3.3V	only used for cascode bias. Never used as a reference.
3.3V	7nm	0.9V	2.3V	very poor accuracy
1.2V	3nm	0.4V	1.4V	used transistor without halo implant

The table already shows that the weak inversion bandgap voltage deviates a lot from the bandgap voltage found using bipolar transistors. Replacing Q1 of figure

1.1 by a MOS diode means you are at the mercy of the process engineer. If the process is tuned for better digital performance (I will be tuned. You can bet on it!) your bandgap will change its behavior and its typical voltage.

1.3 Conclusion

If you can, use a bipolar bandgap. If you are forced to use a ΔV_{th} instead of a ΔV_{be} to create your PTAT voltage try to at least add the PTAT voltage to a bipolar diode forward voltage. Generating both, the PTAT voltage and the NTAT voltage from MOS diodes is the LAST DESPERATE ESCAPE and you should have a wide trimming range to accommodate process changes in the future that are not at all in the models you have today! (this leads to a product that needs readjustment of the trimming each time the process went through a yield adjustment)

The design process is in four steps:

1. Do a first guess of the operating points by manual calculation
2. Simulate the threshold and its temperature coefficient at the guessed operating point.
3. Correct the initial guess using the first simulation result
4. Run the final optimization by simulation (hoping the models are correct) and add a trimming network giving you at least twice the trimming range the corner simulation suggests.

References

- [1] "Bauelemente der Halbleiter Elektronik (Halbleiter Elektronik 2)", R. Mueller, Springer 1987
- [2] "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology", Yee-chia Yeo, Tsu-Jae King, Chenming Hu, Journal of applied physics volume 92 No.12 2002